Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Coupled noise reduction circuitry

Coupled noise reduction circuitry

US Patent 6094062 · Granted Jul 25, 2000

Estimated economic value: $46,831,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan synchronous-write-through testing architectures for a memory device2025
Scan synchronous-write-through testing architectures for a memory device2023
Scan synchronous-write-through testing architectures for a memory device2022
Scan synchronous-write-through testing architectures for a memory device2020
Adjustable Schmitt trigger2013
Memory cell employing reduced voltage2013
Memory cell employing reduced voltage2012
Memory cell employing reduced voltage2011
Memory cell having improved write stability2010
Method for skipping a latch in timing-sensitive dynamic circuits of a multi-cloc2004
Dynamic logic circuit with beta controllable noise margin2003
High gain local clock buffer for a mesh clock distribution utilizing a gain enha2003