Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High gain local clock buffer for a mesh clock distribution utilizing a gain enhanced split driver clock buffer

High gain local clock buffer for a mesh clock distribution utilizing a gain enhanced split driver clock buffer

US Patent 6532544 · Granted Mar 11, 2003

Estimated economic value: $18,284,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan synchronous-write-through testing architectures for a memory device2025
Scan synchronous-write-through testing architectures for a memory device2023
Scan synchronous-write-through testing architectures for a memory device2022
Multiple on-die communication networks2021
Scan synchronous-write-through testing architectures for a memory device2020
Body-bias voltage routing structures2020
Multiple on-die communication networks2018
Body-bias voltage routing structures2018
Multi-layer full dense mesh2017
Digital encoding of parallel busses to suppress simultaneous switching output no2017
Cross point switch2017
Low-noise arrangement for very-large-scale integration differential input/output2017