Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cell employing reduced voltage

Memory cell employing reduced voltage

US Patent 8437214 · Granted May 7, 2013

Estimated economic value: $5,556,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan synchronous-write-through testing architectures for a memory device2025
Circuit and method to measure simulation to silicon timing correlation2025
Circuit and method to measure simulation to silicon timing correlation2025
Turbo mode SRAM for high performance2024
Circuit and method to measure simulation to silicon timing correlation2023
Scan synchronous-write-through testing architectures for a memory device2023
Frequency locked loops and related circuits and methods2022
Turbo mode SRAM for high performance2022
Scan synchronous-write-through testing architectures for a memory device2022
SRAM memory having subarrays with common IO block2020
SRAM cell with T-shaped contact2020
SRAM cell with T-shaped contact2020