Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for optimizing contact pin placement in an integrated circuit

Method for optimizing contact pin placement in an integrated circuit

US Patent 6075934 · Granted Jun 13, 2000

Estimated economic value: $42,826,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and control device for circuit layout migration2018
Synthesis of complex cells2016
Cell routability prioritization2015
Double patterning aware routing without stitching2014
Transistor-level layout synthesis2014
Reducing leakage in standard cells2013
Method of area compaction for integrated circuit layout design2011
System and method for electromigration tolerant cell synthesis2010
Method for automated transistor folding2006
Method and apparatus for constraint graph based layout compaction for integrated2006
Method and apparatus for constraint graph based layout compaction for integrated2002
Methods of placing transistors in a circuit layout and semiconductor device with2001