Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for constraint graph based layout compaction for integrated circuits

Method and apparatus for constraint graph based layout compaction for integrated circuits

US Patent 6434721 · Granted Aug 13, 2002

Estimated economic value: $16,872,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and control device for circuit layout migration2018
Automatic generation of test layouts for testing a design rule checking tool2018
Method of generating a target layout on the basis of a source layout2017
High-voltage disconnection knife for outdoor use with air insulation2015
Cell routability prioritization2015
Method for automated transistor folding2006
Method and apparatus for constraint graph based layout compaction for integrated2006
Method and apparatus for constraint graph based layout compaction for integrated2006
Method and apparatus for constraint graph based layout compaction for integrated2006
Method for channel routing, and apparatus2003
Method for channel routing, and apparatus2003
Method and apparatus for channel-routing of an electronic device2002