Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of area compaction for integrated circuit layout design

Method of area compaction for integrated circuit layout design

US Patent 7904869 · Granted Mar 8, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for silicon crack detection structure2025
Method and control device for circuit layout migration2018
Synthesis of complex cells2016
Cell routability prioritization2015
Double patterning aware routing without stitching2014
Transistor-level layout synthesis2014
Reducing leakage in standard cells2013
System and method for electromigration tolerant cell synthesis2010
Reflective mask useful for transferring a pattern using extreme ultra violet (EU2007
Synchronous memory2007
Semiconductor device having a multiple thickness interconnect2007
Semiconductor device including a transistor and a capacitor having an aligned tr2006