Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistor-level layout synthesis

Transistor-level layout synthesis

US Patent 8726218 · Granted May 13, 2014

Estimated economic value: $4,032,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and control device for circuit layout migration2018
Method and control device for circuit layout migration2018
Synthesis of complex cells2016
Cell routability prioritization2015
Cell routability prioritization2015
Double patterning aware routing without stitching2014
Reducing leakage in standard cells2013
Method of area compaction for integrated circuit layout design2011
System and method for electromigration tolerant cell synthesis2010
System and method for electromigration tolerant cell synthesis2010
System and method for electromigration tolerant cell synthesis2010
Method for automated transistor folding2006