Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Compiled self-resetting CMOS logic array macros

Compiled self-resetting CMOS logic array macros

US Patent 6005416 · Granted Dec 21, 1999

Estimated economic value: $22,815,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Intelligent insect trap and monitoring system2025
Executing a composite scalar-vector VLIW instruction having a repeat field2024
Method and apparatus for optimizing energy and water used for cooling livestock2024
Low-drag, high-efficiency microchannel polymer heat exchangers2024
Current consumption controller2024
Enhanced low precision binary floating-point formatting2023
Parallel technique for computing problem functions in solving optimal power flow2023
Sparse systolic array design2023
Reusing an operand received from a first-in-first-out (FIFO) buffer according to2023
Ultra-low precision floating-point fused multiply-accumulate unit2022
Reduced precision based programmable and SIMD dataflow architecture2022
Low latency floating-point division operations2022