Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Control circuit for deterministic stopping of an integrated circuit internal clock

Control circuit for deterministic stopping of an integrated circuit internal clock

US Patent 5864564 · Granted Jan 26, 1999

Estimated economic value: $63,647,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Companion or auxiliary unit for testing user devices with a telecommunication ne2025
Processor core communication in multi-core processor2013
Subsystem boot and peripheral data transfer architecture for a subsystem of a sy2010
Multi-service processor clocking system2004
Method for ensuring mutual exclusivity of selected signals during application of2000
Clock stopping schemes for data buffer1999
Mutual exclusivity circuit for use in test pattern application scan architecture1999
Boundary-scan circuit for use with linearized impedance control type output driv1999
Method for interfacing boundary-scan circuitry with linearized impedance control1999
Method and apparatus for on die testing1999
Final stage clock buffer in a clock distribution network1998
Integrated circuit with identification signal writing circuitry distributed on m1998