Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Final stage clock buffer in a clock distribution network

Final stage clock buffer in a clock distribution network

US Patent 5850150 · Granted Dec 15, 1998

Estimated economic value: $39,424,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods, systems, and devices for counterfactual-based incrementality measuremen2023
Methods, systems, and devices for counterfactual-based incrementality measuremen2021
Framework for marketplace analysis2021
Methods, systems, and devices for counterfactual-based incrementality measuremen2021
Multi-protocol receiver2020
Digital voltmeter2019
Method and apparatus of operating synchronizing high-speed clock dividers to cor2019
Methods, systems, and devices for counterfactual-based incrementality measuremen2019
Duty cycle detection2019
Heterogeneous channel capacities in an interconnect2019
Voltage detector2018
Framework for marketplace analysis2018