Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mutual exclusivity circuit for use in test pattern application scan architecture circuits

Mutual exclusivity circuit for use in test pattern application scan architecture circuits

US Patent 5898702 · Granted Apr 27, 1999

Estimated economic value: $38,089,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reducing dynamic power consumption of a memory circuit2014
Processor core communication in multi-core processor2013
Reducing power consumption in a segmented memory2013
Method and apparatus for verifying output-based clock gating2013
Clock gater with test features and low setup time2012
Method for clock gating circuits2012
Method and system for verifying power-optimized electronic designs using equival2012
Clock gater with test features and low setup time2010
Method and apparatus to clock-gate a digital integrated circuit by use of feed-f2010
Method for debugging an integrated circuit2006
Boundary scan cell architecture with complete set of operational modes for high 2003
Method for operating a boundary scan cell design for high performance I/O cells2003