Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock gater with test features and low setup time

Clock gater with test features and low setup time

US Patent 8341578 · Granted Dec 25, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Domain clock and power activation control circuit to reduce voltage droop and re2024
Peak voltage amplitude detectors tolerant to process variation and device mismat2024
Digital signal processors providing scalable decision feedback equalization (DFE2023
Area-aware test pattern coverage optimization2022
Methods and systems for switchable logic to recover integrated circuits with sho2021
Chip to chip interface with scalable bandwidth2021
Chip to chip interface with scalable bandwidth2019
Integrated circuit with separate supply voltage for memory that is different fro2019
Integrated circuit with separate supply voltage for memory that is different fro2019
Methods and circuits for adjusting parameters of a transceiver2019
Digital on-chip duty cycle monitoring device2019
Power saving with dual-rail supply voltage scheme2018