Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for debugging an integrated circuit

Method for debugging an integrated circuit

US Patent 7055135 · Granted May 30, 2006

Estimated economic value: $6,500,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for EPLMN list management in mobile terminal2014
Reducing dynamic power consumption of a memory circuit2014
Reducing power consumption in a segmented memory2013
Method and apparatus for verifying output-based clock gating2013
Clock gater with test features and low setup time2012
Method for clock gating circuits2012
Method and system for verifying power-optimized electronic designs using equival2012
Portable electronic device including electric generator2011
Method and apparatus for providing updated information using power control in po2011
Clock gater with test features and low setup time2010
Method and apparatus to clock-gate a digital integrated circuit by use of feed-f2010
Remote controlled computer system and method of operating the same2007