Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock stopping schemes for data buffer

Clock stopping schemes for data buffer

US Patent 5900757 · Granted May 4, 1999

Estimated economic value: $37,282,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for symmetric aging of clock trees2023
Methods and systems of utilizing machine learning to provide trust scores in an 2022
Used-vehicle algorithmic pricing engine method and system2021
Processor core communication in multi-core processor2013
Method for ensuring mutual exclusivity of selected signals during application of2000
Apparatus and method for controlling data, address, and enable buses within a mi2000
Apparatus and method for arbitrating transactions requiring multiple addresses1999
High speed modular internal microprocessor bus system1999
Mutual exclusivity circuit for use in test pattern application scan architecture1999
Boundary-scan circuit for use with linearized impedance control type output driv1999
Method for interfacing boundary-scan circuitry with linearized impedance control1999
Method and apparatus for on die testing1999