Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Subsystem boot and peripheral data transfer architecture for a subsystem of a system-on- chip

Subsystem boot and peripheral data transfer architecture for a subsystem of a system-on- chip

US Patent 7653763 · Granted Jan 26, 2010

Estimated economic value: $8,859,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Companion or auxiliary unit for testing user devices with a telecommunication ne2025
Composable infrastructure enabled by heterogeneous architecture, delivered by CX2025
Heterogeneous architecture, delivered by cxl based cached switch SOC and extensi2025
Composable infrastructure enabled by heterogeneous architecture, delivered by CX2025
Composable infrastructure enabled by heterogeneous architecture, delivered by CX2024
Composable infrastructure enabled by heterogeneous architecture, delivered by CX2024
Enhanced power supply unit for powerline networks2014
Security system with an intelligent DMA controller2008
On-chip inter-subsystem communication including concurrent data traffic routing2008
On-chip inter-subsystem communication2007
Flexible data transfer to and from external device of system-on-chip2006
On-chip inter-subsystem communication including concurrent data traffic routing2006