Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for identifying gated clocks within a circuit design using a standard optimization tool

Method and apparatus for identifying gated clocks within a circuit design using a standard optimization tool

US Patent 5864487 · Granted Jan 26, 1999

Estimated economic value: $21,593,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for detecting and recovering from errors in an instruction str2010
System and method for detecting and recovering from errors in a control store of2009
Method and apparatus for selectively providing hierarchy to a circuit design2004
Spreadsheet driven I/O buffer synthesis process2004
Method and apparatus for increasing computer performance through asynchronous me2003
Efficient top-down characterization method2002
Method and apparatus for incremntally optimizing a circuit design2000
Method and apparatus for incremntally optimizing a circuit design2000
Method and apparatus for optimizing a gated clock structure using a standard opt1999
Method and apparatus for optimizing a gated clock structure using a standard opt1999
Method and apparatus for optimizing a gated clock structure using a standard opt1999
Method and apparatus for providing optimization parameters to a logic optimizer 1999