Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient top-down characterization method

Efficient top-down characterization method

US Patent 6421818 · Granted Jul 16, 2002

Estimated economic value: $10,007,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Verifiable multimode multipliers2012
Verifiable multimode multipliers2012
Verifiable multimode multipliers2009
Apparatus and method for RTL modeling of a register2007
Apparatus and method for RTL based full chip modeling of a programmable logic de2007
Automatic synthesis script generation for synopsys design compiler2004
Method of handling macro components in circuit design synthesis2002
RTL analysis for improved logic synthesis2001
RTL analysis tool2001
Netlist analysis tool by degree of conformity2001
VDHL/Verilog expertise and gate synthesis automation system2001
Method of accessing the generic netlist created by synopsys design compilier2001