Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for RTL based full chip modeling of a programmable logic device

Apparatus and method for RTL based full chip modeling of a programmable logic device

US Patent 7178117 · Granted Feb 13, 2007

Estimated economic value: $7,125,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for generating a key difficult to clone2016
Methods and apparatus for frame detection2015
Partial reconfiguration circuitry2014
Parallel processing error detection and location circuitry for configuration ran2014
Parallel processing error detection and location circuitry for configuration ran2014
Verifiable multimode multipliers2012
Parallel processing error detection and location circuitry for configuration ran2012
Error detection on programmable logic resources2012
Verifiable multimode multipliers2012
Error detection and location circuitry for configuration random-access memory2011
Error detection on programmable logic resources2011
Parallel processing error detection and location circuitry for configuration ran2010