Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multilevel transistor fabrication method having an inverted, upper level transistor

Multilevel transistor fabrication method having an inverted, upper level transistor

US Patent 5863818 · Granted Jan 26, 1999

Estimated economic value: $5,423,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Determining die performance by incorporating neighboring die performance metrics2012
End of line performance prediction2010
Automated control thread determination based upon post-process consideration2008
Method and apparatus for multivariate fault detection and classification2007
Method and apparatus for detecting faults using principal component analysis par2007
Composite spacer liner for improved transistor performance2005
Maintaining LDD series resistance of MOS transistors by retarding dopant segrega2004
Narrow width CMOS devices fabricated on strained lattice semiconductor substrate2004
Method of making enhanced trench oxide with low temperature nitrogen integration2004
Method of forming source/drain regions in a semiconductor device2004
Tilted counter-doped implant to sharpen halo profile2003
Removable spacer technique2003