Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing apparatus and timing method for wrapper cell speed path testing of embedded cores within an integrated circuit

Timing apparatus and timing method for wrapper cell speed path testing of embedded cores within an integrated circuit

US Patent 5774476 · Granted Jun 30, 1998

Estimated economic value: $6,232,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Repairable latch array2024
Repairable latch array2023
Power supply monitor for detecting faults during scan testing2015
Test circuit having scan warm-up2015
Test access mechanism for multi-core processor or other integrated circuit2012
Apparatus for testing embedded memory read paths2011
Method and apparatus for verifying and characterizing data retention time in a D2001
Method and apparatus for leveraging history bits to optimize memory refresh perf2000
Method and apparatus for testing an integrated memory device2000
Wrapper cell architecture for path delay testing of embedded core microprocessor1999
Wrapper cell architecture for path delay testing of embedded core microprocessor1999
Scan based testing of an integrated circuit for compliance with timing specifica1998