Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wrapper cell architecture for path delay testing of embedded core microprocessors and method of operation

Wrapper cell architecture for path delay testing of embedded core microprocessors and method of operation

US Patent 5889788 · Granted Mar 30, 1999

Estimated economic value: $15,256,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for insertion of cybersecurity and hardware assurance instrume2025
Repairable latch array2024
Method, system, and apparatus for security assurance, protection, monitoring and2024
Method, system, and apparatus for security assurance, protection, monitoring and2023
Using embedded time-varying code generator to provide secure access to embedded 2023
Method, system and apparatus for security assurance, protection, monitoring and 2023
Repairable latch array2023
Using embedded time-varying code generator to provide secure access to embedded 2022
Method, system, and apparatus for verification of operation using GPS receiver i2022
Method and system for selection of location for placement of trojans, triggers a2021
Method and system for selection of location for placement of trojans, triggers a2021
Using embedded time-varying code generator to provide secure access to embedded 2020