Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for verifying and characterizing data retention time in a DRAM using built-in test circuitry

Method and apparatus for verifying and characterizing data retention time in a DRAM using built-in test circuitry

US Patent 6272588 · Granted Aug 7, 2001

Estimated economic value: $42,935,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Repairable latch array2024
Repairable latch array2023
Power supply monitor for detecting faults during scan testing2015
Test circuit having scan warm-up2015
Test access mechanism for multi-core processor or other integrated circuit2012
Apparatus for testing embedded memory read paths2011
Clock tree adjustable buffer2011
Method and apparatus for error detection and correction2010
Clock tree adjustable buffer2009
Method and apparatus for error detection and correction2006
Scan clock circuit and method therefor2005
Apparatus for operating an integrated circuit having a sleep mode2003