Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scalable cache attributes for an input/output bus

Scalable cache attributes for an input/output bus

US Patent 5651137 · Granted Jul 22, 1997

Estimated economic value: $275,154,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for binary cache cleanup2016
Non-volatile memory and method having block management with hot/cold data sortin2015
Fast translation indicator to reduce secondary address table checks in a memory 2015
Defective block management2015
Expandable data cache2015
Memory controller interface for micro-tiled memory access2014
System and method for minimizing write amplification while maintaining sequentia2014
Nonvolatile memory with write cache having flush/eviction methods2014
Pre-emptive garbage collection of memory blocks2014
Identifying and accessing individual memory devices in a memory channel2012
Memory controller interface for micro-tiled memory access2012
Non-volatile memory and method with write cache partition management methods2012