Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fast translation indicator to reduce secondary address table checks in a memory device

Fast translation indicator to reduce secondary address table checks in a memory device

US Patent 9104327 · Granted Aug 11, 2015

Estimated economic value: $7,858,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

TLC data programming with hybrid parity2025
Partial die blocks2025
Memory die with on-chip binary vector database search2025
Hold-up capacitor failure handling in data storage devices2025
Read collision avoidance in sequential mixed workloads2025
Storage system and method for improving read latency during mixed read/write ope2024
Detection and isolation of faulty holdup capacitors using hardware circuit in da2024
Nonvolatile memory with on-chip encoding for foggy-fine programming2024
TLC data programming with hybrid parity2024
Storage devices hiding parity swapping behavior2023
Data parking for ZNS devices2023
Multi-phased programming with balanced gray coding2023