Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for co-registering semiconductor wafers undergoing work in one or more blind process modules

Method for co-registering semiconductor wafers undergoing work in one or more blind process modules

US Patent 5610102 · Granted Mar 11, 1997

Estimated economic value: $5,401,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for wavefront measurements of an optical system2010
Methods for measuring a wavefront of an optical system2009
Grating for EUV lithographic system aberration measurement2009
System and method for calibrating a spatial light modulator2009
Method and system for a maskless lithography rasterization technique based on gl2008
Transmission shear grating in checkerboard configuration for EUV wavefront senso2007
System and method for calibrating a spatial light modulator array using shearing2007
Grating patch arrangement, lithographic apparatus, method of testing, device man2006
System and method to compensate for static and dynamic misalignments and deforma2006
System and method for calibrating a spatial light modulator array using shearing2005
Tailored reflecting diffractor for EUV lithographic system aberration measuremen2005
System and method for calibrating a spatial light modulator array using shearing2005