{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method for mapping in logic synthesis by logic classification", "item": "https://www.patentleaderboard.com/patent/5537330"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for mapping in logic synthesis by logic classification

Method for mapping in logic synthesis by logic classification

US Patent 5537330 · Granted Jul 16, 1996

Estimated economic value: $6,072,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Equivalence checking of synthesized logic designs using generated synthesis hist2025
Optimization of arithmetic expressions2024
Grouping and partitioning of properties for logic verification2020
Initial-state and next-state value folding2020
Equivalency verification for hierarchical references2020
Verification complexity reduction via range-preserving input-to-constant convers2020
Method for scalable liveness verification via abstraction refinement2016
System and program product for scalable liveness verification via abstraction re2016
Efficiently determining Boolean satisfiability with lazy constraints2016
Optimizing a netlist circuit representation by leveraging binary decision diagra2014
Task-based multi-process design synthesis2014
Efficiently determining boolean satisfiability with lazy constraints2013