Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for testing a test architecture within a circuit

Method for testing a test architecture within a circuit

US Patent 5517637 · Granted May 14, 1996

Estimated economic value: $13,163,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for affecting a portion of an integrated circuit2009
Method and apparatus for affecting a portion of an integrated circuit2007
Data processing system having an adaptive priority controller2004
Method and apparatus for leveraging history bits to optimize memory refresh perf2000
Method and apparatus for testing an integrated memory device2000
System and method for recovering a microprocessor from a locked bus state1999
Quiescent current monitor circuit for wafer level integrated circuit testing1999
Method and apparatus for generating instructions for use in testing a microproce1997
Data processing system having serial self address decoding and method of operati1994
User defined function facility1994
Memory testing system1990
Load double test instruction1987