Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory testing system

Memory testing system

US Patent 4980888 · Granted Dec 25, 1990

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for affecting a portion of an integrated circuit2009
Method and apparatus for affecting a portion of an integrated circuit2007
Data processing system having an adaptive priority controller2004
Method and apparatus for leveraging history bits to optimize memory refresh perf2000
Method and apparatus for testing an integrated memory device2000
Bus interface slicing mechanism allowing for a control/data path slice2000
Adjustable filter for error detecting and correcting system1999
Bus interface slicing mechanism allowing for a control/data-path slice1999
Quiescent current monitor circuit for wafer level integrated circuit testing1999
Multiple-bit error correction in computer main memory1998
Memory stream buffer with variable-size prefetch depending on memory interleavin1997
Method and apparatus for generating instructions for use in testing a microproce1997