Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple-bit error correction in computer main memory

Multiple-bit error correction in computer main memory

US Patent 5754753 · Granted May 19, 1998

Estimated economic value: $27,323,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bus interface slicing mechanism allowing for a control/data path slice2000
Adjustable filter for error detecting and correcting system1999
Bus interface slicing mechanism allowing for a control/data-path slice1999
Memory stream buffer with variable-size prefetch depending on memory interleavin1997
Memory stream buffer1996
System and method for error detection and reducing simultaneous switching noise1996
System for sequential read of memory stream buffer detecting page mode cycles av1995
Solid state disk memory using storage devices with defects1995
Method of using stream buffer to perform operation under normal operation mode a1995
Addressing technique for a fault tolerant block-structured storage device1995
Stream buffer memory having a multiple-entry address history buffer for detectin1994
Error detecting and correcting apparatus and method with transparent test mode1994