Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Addressing technique for a fault tolerant block-structured storage device

Addressing technique for a fault tolerant block-structured storage device

US Patent 5392288 · Granted Feb 21, 1995

Estimated economic value: $3,745,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bus interface slicing mechanism allowing for a control/data path slice2000
Adjustable filter for error detecting and correcting system1999
Bus interface slicing mechanism allowing for a control/data-path slice1999
Multiple-bit error correction in computer main memory1998
Memory stream buffer with variable-size prefetch depending on memory interleavin1997
Memory stream buffer1996
System and method for error detection and reducing simultaneous switching noise1996
System for sequential read of memory stream buffer detecting page mode cycles av1995
Solid state disk memory using storage devices with defects1995
Solid state disk memory using storage devices with defects1995
Method of using stream buffer to perform operation under normal operation mode a1995
Address error detection technique for increasing the reliability of a storage su1995