Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Quiescent current monitor circuit for wafer level integrated circuit testing

Quiescent current monitor circuit for wafer level integrated circuit testing

US Patent 5912562 · Granted Jun 15, 1999

Estimated economic value: $48,471,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Battery enhancing vehicle internal temperature monitoring device2025
Seebeck effect renewable energy arrangement2024
Active tiling placement for improved latch-up immunity2014
Method and apparatus for affecting a portion of an integrated circuit2009
Method and apparatus for affecting a portion of an integrated circuit2007
Data processing system having an adaptive priority controller2004
Integrated circuit having buffering circuitry with slew rate control2002
Integrated circuit for handling buffer contention and method thereof2002
Method and apparatus for leveraging history bits to optimize memory refresh perf2000
Method and apparatus for leveraging history bits to optimize memory refresh perf2000
Integrated circuit for handling buffer contention and method thereof2000
Method and apparatus for testing an integrated memory device2000