Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit for handling buffer contention and method thereof

Integrated circuit for handling buffer contention and method thereof

US Patent 6147510 · Granted Nov 14, 2000

Estimated economic value: $23,892,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Battery enhancing vehicle internal temperature monitoring device2025
Seebeck effect renewable energy arrangement2024
Active tiling placement for improved latch-up immunity2014
Integrated circuit having buffering circuitry with slew rate control2002
Integrated circuit for handling buffer contention and method thereof2002
Method and apparatus for leveraging history bits to optimize memory refresh perf2000
Integrated circuit having buffering circuitry with slew rate control2000
Fuseless memory repair system and method of operation2000
Method and apparatus for performing operative testing on an integrated circuit1999
Quiescent current monitor circuit for wafer level integrated circuit testing1999
Method for creating a high speed scan-interconnected set of flip-flop elements i1998
Barrel shifter1989