Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Load double test instruction

Load double test instruction

US Patent 4679194 · Granted Jul 7, 1987

Estimated economic value: $7,470,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for affecting a portion of an integrated circuit2009
Method and apparatus for affecting a portion of an integrated circuit2007
Data processing system having an adaptive priority controller2004
Method and apparatus for leveraging history bits to optimize memory refresh perf2000
Method and apparatus for testing an integrated memory device2000
Quiescent current monitor circuit for wafer level integrated circuit testing1999
Data processing system for performing a test function and method therefor1998
Method and apparatus for generating instructions for use in testing a microproce1997
Method for testing a test architecture within a circuit1996
Data processing system having serial self address decoding and method of operati1994
Memory testing system1990
Method of performing a clear and wait operation with a single instruction1983