Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Switch matrix multiplexers

Switch matrix multiplexers

US Patent 5307352 · Granted Apr 26, 1994

Estimated economic value: $31,103,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-ported register cell with randomly accessible history2008
Memory array with global bitline domino read/write scheme2008
Decoupling capacitor density while maintaining control over ACLV regions on a se2008
Microprocessor including bank-pipelined cache with asynchronous data blocks2006
Method and apparatus for sensing a programming state of fuses2003
High density programmable logic device1999
Family of multiple segmented programmable logic blocks interconnected by a high 1998
An I/O macrocell for a programmable logic device1997
Flexible block clock generation circuit for providing clock signals to clocked e1997
Interlaced layout configuration for differential pairs of interconnect lines1996
Logic allocator for a programmable logic device1996
Architecture of a multiple array high density programmable logic device with a p1995