Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Microprocessor including bank-pipelined cache with asynchronous data blocks

Microprocessor including bank-pipelined cache with asynchronous data blocks

US Patent 7124236 · Granted Oct 17, 2006

Estimated economic value: $21,769,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Graphics processing units with power management and latency reduction2024
Transcendental calculation unit apparatus and method2021
Prefetching in a lower level exclusive cache hierarchy2021
Transcendental calculation unit apparatus and method2020
Efficient interface and transport mechanism for binding bindless shader programs2020
Central arbitration scheme for a highly efficient interconnection topology in a 2019
System and method for maintaining data in a low-power structure2019
Architecture and execution for efficient mixed precision computations in single 2018
Hybrid tag scheduler to broadcast scheduler entry tags for picked instructions2017
Control flow in a thread-based environment without branching2017
Trace-based instruction execution processing2016
Micro-coded transcendental instruction execution2016