Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture of a multiple array high density programmable logic device with a plurality of programmable switch matrices

Architecture of a multiple array high density programmable logic device with a plurality of programmable switch matrices

US Patent 5457409 · Granted Oct 10, 1995

Estimated economic value: $4,216,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-volatile memory with selectable hard write2021
Efficiently transmitting bulk data over a mobile network2017
Level shifter circuit2016
Systems and methods for controlling power in semiconductor circuits2014
Clock distribution chip2012
Clock distribution chip2012
Flexible memory architectures for programmable logic devices2011
Programmable logic device with a multi-data rate SDRAM interface2010
Programmable logic devices with custom identification systems and methods2010
Programmable logic device with multiple slice types2010
Dual-slice architectures for programmable logic devices2010
Clock distribution chip for generating both zero-delay and non-zero-delay clock 2010