Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory array with global bitline domino read/write scheme

Memory array with global bitline domino read/write scheme

US Patent 7355881 · Granted Apr 8, 2008

Estimated economic value: $4,787,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wakeup circuit2025
General purpose input/output (GPIO) supply harvesting2025
Negative slew rate control for power converters2022
Staged bitline precharge2022
Cycle transitions for buck converter circuits2022
Sense circuit for buck converter circuit2021
JTL-based superconducting logic arrays and FPGAS2020
Flexibile interfaces using through-silicon via technology2020
Memory system with signals on read lines not phase-aligned with Josephson transm2020
Configuration of multi-die modules with through-silicon vias2019
Error injection for assessment of error detection and correction techniques usin2019
JTL-based superconducting logic arrays and FPGAs2019