Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error injection for assessment of error detection and correction techniques using error injection logic and non-volatile memory

Error injection for assessment of error detection and correction techniques using error injection logic and non-volatile memory

US Patent 10452505 · Granted Oct 22, 2019

Estimated economic value: $36,881,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Staged bitline precharge2022
Flexibile interfaces using through-silicon via technology2020
Configuration of multi-die modules with through-silicon vias2019
Swizzling in 3D stacked memory2019
Predictive multistage comparison for associative memory2018
Memory elements for performing an allocation operation and related methods2013
Wafer stage storage structure speed testing2008
Multi-ported register cell with randomly accessible history2008
Memory array with global bitline domino read/write scheme2008
Circular buffer using age vectors2006
Circular buffer using grouping for find first function2005
Elimination of SOI parasitic bipolar effect2000