{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method for planarizing the surface of an integrated circuit over a metal interconnect layer", "item": "https://www.patentleaderboard.com/patent/5302551"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for planarizing the surface of an integrated circuit over a metal interconnect layer

Method for planarizing the surface of an integrated circuit over a metal interconnect layer

US Patent 5302551 · Granted Apr 12, 1994

Estimated economic value: $7,193,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adjustable frame for retaining hand truck on vehicular body2005
Adjustable frame for retaining hand truck on vehicular body2004
Method and apparatus for reducing process-induced charge buildup2003
Cell based array comprising logic, transfer and drive cells2002
Method and apparatus for reducing process-induced charge buildup2002
Attachment for seat assembly2002
Cell based array having compute drive ratios of N:12001
Cell based array having compute/drive ratios of N:12001
Method of planarizing integrated circuits with fully recessed isolation dielectr1999
Method for protecting nonsilicided surfaces from silicide formation using spacer1999
Bipolar transistor with extended emitter1998
Method of fabricating self-aligned contacts and local interconnects in CMOS and 1998