Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing process-induced charge buildup

Method and apparatus for reducing process-induced charge buildup

US Patent 6432726 · Granted Aug 13, 2002

Estimated economic value: $2,385,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for reducing process-induced charge buildup2003
Cell based array comprising logic, transfer and drive cells2002
Cell based array having compute drive ratios of N:12001
Cell based array having compute/drive ratios of N:12001
Bipolar transistor with extended emitter1998
Methods for fabrication of bipolar device having high ratio of emitter to base a1998
Multilayer antifuse with low leakage and method of manufacture therefor1997
Bipolar transistors1997
Antifuse with double via, spacer-defined contact1997
Method of fabricating BiCMOS device1997
Method of forming an antifuse in an integrated circuit1997
Method of making increased-density flash EPROM that utilizes a series of planari1996