Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interrupt mechanism for multiprocessing system having a plurality of interrupt lines in both a global bus and cell buses

Interrupt mechanism for multiprocessing system having a plurality of interrupt lines in both a global bus and cell buses

US Patent 4736319 · Granted Apr 5, 1988

Estimated economic value: $28,481,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for modeling an HDL design using symbolic simulation2012
Integrating a boolean SAT solver into a router2011
Phase abstraction for formal verification2011
Phase abstraction for formal verification2008
Method and apparatus for solving constraints2007
Latch modeling technique for formal verification2007
Method and apparatus for performing generator-based verification2006
Method and apparatus for solving constraints2006
Method and apparatus for formally constraining random simulation2006
Method and system for automata-based approach to state reachability of interacti2000
Complete chip I/O test through low contact testing using enhanced boundary scan1998
Parallel tables for data model with inheritance1995