Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Complete chip I/O test through low contact testing using enhanced boundary scan

Complete chip I/O test through low contact testing using enhanced boundary scan

US Patent 5787098 · Granted Jul 28, 1998

Estimated economic value: $10,920,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for improved test controllability and observability of rand2011
Method and apparatus for testing multi-core microprocessors2009
Method and structure for buried circuits and devices2009
Method and structure for buried circuits and devices2008
Method and structure for buried circuits and devices2006
Method and structure for buried circuits and devices2004
System and method for diagnosing and repairing errors in complementary logic2003
Simultaneous multiple silicon on insulator (SOI) wafer production2001
Method and system for detecting errors within complementary logic circuits2001
Apparatus and method for testing high speed components using low speed test appa2000
Process for restoring rejected wafers in line for reuse as new1999
High aspect ratio low resistivity lines/vias by surface diffusion1999