Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits and group III-nitride transistors with buried p-layers and controlled gate voltages and methods thereof

Circuits and group III-nitride transistors with buried p-layers and controlled gate voltages and methods thereof

US Patent 12402346 · Granted Aug 26, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Group III-nitride high-electron mobility transistors with gate connected buried 2025
Group III-nitride high-electron mobility transistors with buried p-type layers a2025
Field effect transistor with selective channel layer doping2025
Group III-nitride high-electron mobility transistors with a buried metallic cond2025
Gallium Nitride high-electron mobility transistors with p-type layers and proces2024
Semiconductor devices having unit cell transistors with smoothed turn-on behavio2024
Circuits and group III-nitride high-electron mobility transistors with buried p-2024
Circuits and group III-nitride high-electron mobility transistors with buried p-2024
Group III-nitride high-electron mobility transistors with buried p-type layers a2024
Group III-nitride high-electron mobility transistors with buried p-type layers a2024
Combination AC disconnect switch and surge protection device2023
Field effect transistor with enhanced reliability2023