Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dielectric isolation layer between a nanowire transistor and a substrate

Dielectric isolation layer between a nanowire transistor and a substrate

US Patent 12349394 · Granted Jul 1, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Epitaxial source/drain back-side device contact structures with wrap around meta2025
Gate aligned fin cut for advanced integrated circuit structure fabrication2025
Dipole threshold voltage tuning for high voltage transistor stacks2025
Nanowire transistor structure and method of shaping2025
Nanowire transistor structure and method of shaping2025
Method of fabricating integrated circuits with fin trim plug structures having a2025
Method of fabricating integrated circuits with fin trim plug structures having a2025
Integrated circuit structures having backside gate tie-down2025
Source electrode and drain electrode protection for nanowire transistors2025
Time decoupled write operations for non-linear polar material based memory2025
Extreme ultraviolet lithography patterning with assist features2025
Integrated circuit structures with backside gate cut or trench contact cut2025