Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor packages with chiplets coupled to a memory device

Semiconductor packages with chiplets coupled to a memory device

US Patent 12205924 · Granted Jan 21, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flexible die to floor planning with bump pitch scale through glass core via pitc2025
Centrifugal fan, neck fan, and vortex shell assembly2025
Centrifugal fan, neck fan, and vortex shell assembly2025
Neck fan2025
Disaggregated die with input/output (I/O) tiles2025
Pitch translation architecture for semiconductor package including embedded inte2025
Integrated circuit package with flipped high bandwidth memory device2025
Substrateless double-sided embedded multi-die interconnect bridge2025
EMIB architecture with dedicated metal layers for improving power delivery2025
Power delivery for embedded bridge die utilizing trench structures2024
Package design scheme for enabling high-speed low-loss signaling and mitigation 2024
Pitch translation architecture for semiconductor package including embedded inte2024