Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory with efficient DVS controlled by asynchronous inputs

Memory with efficient DVS controlled by asynchronous inputs

US Patent 11837313 · Granted Dec 5, 2023

Estimated economic value: $15,571,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On chip test architecture for continuous time delta sigma analog-to-digital conv2025
Pseudo-differential de-glitch sense amplifier2025
Power multiplexer2025
Power level comparator with switching input2025
Memory with scan chain testing of column redundancy logic and multiplexing2025
Memory with scan chain testing of column redundancy logic and multiplexing2025
Memory with scan chain testing of column redundancy logic and multiplexing2025
Low overhead mesochronous digital interface2025
High-speed multi-port memory supporting collision2024
High-speed multi-port memory supporting collision2024
High-speed multi-port memory supporting collision2024
Memory with bitcell power boosting2024