Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory with scan chain testing of column redundancy logic and multiplexing

Memory with scan chain testing of column redundancy logic and multiplexing

US Patent 12327599 · Granted Jun 10, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On chip test architecture for continuous time delta sigma analog-to-digital conv2025
Pseudo-differential de-glitch sense amplifier2025
Power multiplexer2025
Power level comparator with switching input2025
Power level comparator with switching input2025
Low overhead mesochronous digital interface2025
High-speed multi-port memory supporting collision2024
High-speed multi-port memory supporting collision2024
Memory with bitcell power boosting2024
Memory with double redundancy2024
Power supply circuit with reduced leakage current2024
Power supply circuit with reduced leakage current2024