Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three dimensional memory device containing truncated channels and method of operating the same with different erase voltages for different bit lines

Three dimensional memory device containing truncated channels and method of operating the same with different erase voltages for different bit lines

US Patent 11758718 · Granted Sep 12, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program refresh with gate-induced drain leakage2025
Three-dimensional memory device with laterally separated source select electrode2025
Select gate bias gradation structure in NAND memory2025
Select gate bias gradation structure in NAND memory2025
Sub-block separation in NAND memory through word line based selectors2025
Selection of erase policy in a memory device2025
Early program termination with adaptive temperature compensation2025
Memory program-verify with adaptive sense time based on row location2025
Evolving bad block detection in non-volatile memory2025
Adaptive sensing time for memory operations2025
Dynamic erase operation selection using erase policy2025
Single-level cell programming with adaptive wordline ramp rate2025