Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Select gate bias gradation structure in NAND memory

Select gate bias gradation structure in NAND memory

US Patent 12461692 · Granted Nov 4, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device with laterally separated source select electrode2025
Sub-block separation in NAND memory through word line based selectors2025
Three-dimensional memory device containing a pillar contact between channel and 2024
Three-dimensional memory device containing self-aligned bit line contacts and me2024
Three-dimensional memory device containing amorphous and crystalline blocking di2024
Three-dimensional memory device with separated source-side lines and method of m2024
Lateral transistors for selecting blocks in a three-dimensional memory array and2024
Systems and methods for adjusting threshold voltage distribution due to semi-cir2023
Three dimensional memory device containing truncated channels and method of oper2023
Three dimensional memory device containing truncated channels and method of oper2023
Lateral transistors for selecting blocks in a three-dimensional memory array and2023
System and methods for programming nonvolatile memory having partial select gate2023