{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "E-D mode 2DEG FET with gate spacer to locally tune VT and improve breakdown", "item": "https://www.patentleaderboard.com/patent/11757027"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › E-D mode 2DEG FET with gate spacer to locally tune VT and improve breakdown

E-D mode 2DEG FET with gate spacer to locally tune VT and improve breakdown

US Patent 11757027 · Granted Sep 12, 2023

Estimated economic value: $19,004,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gate-to-gate isolation for stacked transistor architecture via non-selective die2025
Plug and recess process for dual metal gate on stacked nanoribbon devices2025
Single gated 3D nanowire inverter for high density thick gate SoC applications2025
Drug delivery device, method of manufacture, and method of use2025
Gate structures to enable lower subthreshold slope in gallium nitride-based tran2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Transistor gate trench engineering to decrease capacitance and resistance2025
Contiguous shield structures in microelectronic assemblies having hybrid bonding2025
Microelectronic assemblies having backside die-to-package interconnects2025
Probabilistic computing devices based on stochastic switching in a ferroelectric2025